This paper studies the effect of surface roughness on up-state and down-state capacitances of microelectromechanical systems (MEMS) capacitive switches. When the root-mean-square (RMS) roughness is 10 nm, the up-state capacitance is approximately 9% higher than the theoretical value. When the metal bridge is driven down, the normalized contact area between the metal bridge and the surface of the dielectric layer is less than 1% if the RMS roughness is larger than 2 nm. Therefore, the down-state capacitance is actually determined by the non-contact part of the metal bridge. The normalized isolation is only 62% for RMS roughness of 10 nm when the hold-down voltage is 30 V. The analysis also shows that the down-state capacitance and the isolation increase with the hold-down voltage. The normalized isolation increases from 58% to 65% when the hold-down voltage increases from 10 V to 60 V for RMS roughness of 10 nm.
Introduction
Surface roughness is one of the key factors that affect the contact condition between two layers when they contact each other. Even with a very small degree of roughness (less than 10 nm), the real contact area is substantially smaller compared to the apparent contact area. Therefore, it is important to consider the effects of the surface roughness whenever there are two surfaces involved, such as in MEMS capacitive switch [1, 2] , MEMS dc contact switch [3, 4] and MEMS tunable capacitor [5, 6] . RF MEMS capacitive switches consist of two metal membranes and one thin layer of dielectric layer which is located between them. The RF characteristics of the switches are mainly determined by the up-and down-state capacitances between these two metal membranes. Since the roughness of the contact area will affect the real contact area and the capacitance value, the effect of the roughness of the contact area on the RF characteristics of the capacitive switch is unavoidable. Even though researchers, in general, are aware of the influence of the surface roughness on the RF performance of the MEMS capacitive switch, no formal studies have been reported thus far. Muldavin et al [1] study the influence of the surface roughness on the down-state capacitance. However, the model used does not discuss the variation of the contact area with different surface roughness and simply assumes that 50% capacitance area is in contact when the metal bridge is driven down. This is obviously too simple to reflect the real case. Tinttunen et al [2] also discuss the impact of the surface roughness on the down-state capacitance by assuming the asperities on the rough surface blisters into triangles, but actually the asperities should follow certain kind of distribution, which can only be solved using a statistical method. Based on the statistical method, Kogut [5] discusses the influence of the surface topography on the electromechanical characteristics of a parallel-plate MEMS capacitor, but only non-contact condition is studied. In other words, the study is only applicable to the analysis of the up-state performance of a capacitive switch, in which the metal bridge is yet to pull down.
The objective of this paper is to investigate the effects of the surface roughness on the up-and down-state capacitances and hence the RF characteristics of the capacitive switch. Section 2 describes the Greenwood-Williamson model (GW model) which is used to statistically characterize the surface roughness. Section 3 analyses the effects of the surface roughness on the RF characteristics of the switch based on the GW model. Section 4 gives the experimental results and compares these results with the analytical model and section 5 offers some conclusions.
Greenwood-Williamson model
The task of modeling the contact of rough surfaces is challenging because the surface shape is a random process. Additionally, parameters needed for characterization of the roughness in the models are not directly available. Greenwood and Williamson [7] developed one of the first models which model the contact between the rough surfaces. The contact characteristics are statistically studied based on the following assumptions: (a) all asperities on a rough surface have the same radius of curvature, (b) asperity height follows a Gaussian distribution, and (c) asperities are independent of each other.
The GW model contains three parameters: the assumed constant radius of the spherical asperities, R; the standard deviation of the asperity height, σ s (assumed to be a Gaussian distribution). The standard deviation of the asperity height is referred as root-mean-square (RMS) roughness when the reference plane is the same as the mean plane [8] ; and the asperity density, D SUM . When πR 2 D SUM < 1, it can be assumed that the asperities are independent of each other.
In addition to these parameters, there are three spectral moments of surface topography, m 0 , m 2 and m 4 , which are defined as [9, 10] 
where λ denotes a general spatial frequency in cycles/unit length and f (λ) is the spectral density function of the profile. In the space domain, the nth order spectral moments is the mean squared value of the (n/2)th derivative of the surface profile. Normally, m 0 is related to the mean square asperity height, m 2 represents the mean square scope and m 4 indicates the curvature of the surface profiles. The relationship between the spectral moments and R, σ s and D SUM are as follows:
where α is the bandwidth parameter and its value depends on the shape and extent of the spectrum of the roughness profile. This can be expressed as Usually the thickness of the lower dc pad is less than 0.5 µm so that a planarized metal bridge is realized. The material used for the lower dc pad is selected so that it is different compared to the metal material used for a co-planar waveguide (CPW) transmission line. A thin layer of SiN with thickness of 0.15 µm deposited by plasma-enhanced chemical vapor deposition (PECVD) is patterned above the lower dc pad. Figure 1(b) shows the scanning electron microscopy (SEM) image of the fabricated capacitive switch. The characteristic impedance of the CPW transmission line is 50 , with dimensions of S/W/S = 80/150/80 µm, where S and W are the width of the slot and the center conductor, respectively. In this design, the gap between the metal bridge and the asperitymean-height plane g ma (which is equal to the thickness of the sacrificial layer) is 2 µm, the thickness of the SiN dielectric layer t d is 0.15 µm and the width of the metal bridge w is 100 µm. In the following statistical calculation, the metal bridge is assumed to be perfectly planar and smooth. At the up-state, the holes in the metal bridge do not affect the upstate capacitance because the fringing field covers the holes completely; while at the down-state, the apparent contact area and the designed capacitance have removed the area of the holes [1] .
Analysis of surface roughness effects

Up-state
There is no contact between the metal bridge and the dielectric layer when the metal bridge is at its up-state position. As shown in figure 2(a), the real up-state capacitance C r u can be defined as [5, 12] 
where z is the height of the asperity tips which has a Gaussian distribution. Due to the deposition process of the lower dc pad and the SiN dielectric layer, the RMS roughness can be controlled to 100 nm or smaller [1] . A 0 is the apparent overlap area between the metal bridge and the dielectric layer, C(z) is the capacitance from one asperity and φ(z) is the Gaussian probability density function. C(z) and φ(z) can be expressed as
where ε 0 is the dielectric constant of air, g ma is the initial gap height between the metal bridge and the asperity-mean-height plane. In equation (6), the limit of integration is selected to be three times the standard deviation of the height, 99.7% of surface asperities are included in this range for a Gaussian height distribution function. Therefore, the effect of the vast majority of surface asperities is considered [5] .
Substituting equations (7) and (8) into equation (6), and assuming ln 1 +
R, the real up-state capacitance of equation (6) can be simplified as
where C a u is the apparent up-state capacitance. When the fringing field effect is neglected, C a u can be calculated as
where ε r is the dielectric constant of the SiN dielectric which is equal to 7.6. At the up-state position, the capacitance of the switch results from two capacitors that connected in series. One is due to the SiN dielectric and is equal to ε 0 ε r A 0 /t d ; another is due to the air gap and is equal to ε 0 A 0 /g ma . However, the capacitance value due to the SiN dielectric is at least 50 times larger than the capacitance value due to the air gap
Therefore the capacitance due to the SiN dielectric is negligible.
Therefore, the normalized up-state capacitance is
(11) Figure 3 shows that the normalized up-state capacitance varies with RMS roughness for different g ma , assuming R = 40 nm and D SUM = 100 µm −2 . It is shown that C * u increases with the RMS roughness for a specific g ma . The reason can be explained as that when the roughness is larger, the equivalent gap between the metal bridge and the asperity-mean-height plane g ma becomes smaller, since the tips of the asperities are nearer to the metal bridge.
From figure 3 , it is noted that the smaller the initial gap g ma , the larger the normalized up-state capacitance. Generally, when the metal bridge is at the up-state position for a capacitive switch, the initial gap varies between 1 µm and 3 µm, and the roughness is less than 10 nm. Therefore, the increase in capacitance is approximately 9%, according to figure 3.
A higher up-state capacitance will result in a larger insertion loss.
The relationship between the up-state capacitance and the insertion loss can be expressed as
where S 21 is the insertion loss in dB, ω is the angular frequency, Z 0 is the characteristic impedance of the CPW transmission line (50 in this example), C u is the up-state capacitance. is the real insertion loss after considering the effect of the surface roughness and S a 21 is the apparent insertion loss. It is noted that the normalized insertion loss increases with the RMS roughness. This is because a larger RMS roughness leads to a larger up-state capacitance. Figure 4(b) shows the normalized up-state insertion loss for different initial gaps at 10 GHz with RMS roughness which is as high as 50 nm. It is observed that the gap lines cross-over at 45 nm RMS roughness point. This is because when the RMS roughness is small, the normalized insertion loss is determined mainly by S a 21 . When the initial gap is smaller, S a 21 is larger. This results in smaller normalized insertion loss for smaller RMS roughness. As the RMS roughness increases, the normalized insertion loss increases with the real insertion loss S r 21 and the increase is more significant for smaller initial gap. At a specific RMS roughness point, the gap lines will cross-over at a point (45 nm in this paper) for different initial gaps. points on the surface of the dielectric layer, producing real contact at a finite number of asperities.
Down-state
Based on the GW model, the real contact area with respect to the apparent contact area A 0 can be expressed as [9] 
where A * is the normalized contact area, A c is the real contact area and g is the separation between the metal bridge and the asperity-mean-height-plane. As the metal bridge approaches the dielectric layer, g will decrease.
Figure 5(a) shows how the normalized down-state contact area changes with the separation of the two surfaces when σ s is equal to 2 nm, 10 nm and 20 nm, respectively. It is observed that A * is less than 10% and decreases rapidly when the separation increases. When the separation is larger than 3σ s , the contact area is less than 0.95%. This is reasonable because when the separation is larger than 3σ s , according to the roughness distribution, the separation will be larger than most of the RMS roughness and therefore the two surfaces will hardly have any contact.
The separation g is related to the applied load. The total load P with respect to the apparent contact area A 0 can be calculated as [9] 
where E * is the combination of Poisson's ratios and Young's moduli of the metal bridge and the SiN layer. For this design, E 1 = 70 GPa, υ 1 = 0.35 for the metal bridge (Al) [13] and E 2 = 295 GPa, υ 2 = 0.25 for the SiN dielectric layer [14] .
The effect of the applied load on the separation g is shown in figure 5(b) . The separation is smaller with a larger applied load. This is because larger applied load forces the asperities to deform elastically or plastically and pushes the two surfaces nearer.
The load P on the switch comes from the combination of the electrostatic force and the mechanical restoring force. When the metal bridge is driven down, a dc-bias voltage which is called hold-down voltage is needed to balance the mechanical restoring force and hold the metal bridge at the down-state position. As a result, the load P on the metal bridge can be simplified as
where F e and F k are the electrostatic force and the mechanical restoring force, respectively. C r d is the real down-state capacitance, k is the effective spring constant, t d is the thickness of the dielectric layer and V is the applied hold-down voltage.
By assuming all the asperities are independent of each other [15] , the real down-state capacitance can be expressed as
where C figure 2(b) . For simplicity, all these micro capacitors are assumed as parallel plate capacitors that can be expressed as
1
where 
where ε r is the dielectric constant of SiN. Therefore, the normalized down-state capacitance can be expressed as
where C a d is the apparent down-state capacitance and
Based on equations (13) . It is seen that the normalized contact area increases with the applied hold-down voltage for the same roughness; when the applied hold-down voltage is kept constant, the larger the roughness, the smaller the normalized contact area. Figures 6 and 7 can be explained as that when the applied hold-down voltage increases, the average load P added between the metal bridge and the rough surface will also increase, therefore the gap g becomes smaller, which leads to a larger down-state capacitance.
The variations of C The reduction in the down-state capacitance leads to a smaller isolation when the metal bridge is driven down. The relationship between the down-state capacitance and the isolation can also be calculated according to equation (12) , where C u is replaced by the down-state capacitance C d and S 21 is the down-state isolation. Assuming A 0 = 100×150 µm 2 and t d = 0.15 µm, the relationship between the normalized down-state isolation and the applied hold-down voltage at 10 GHz is shown in figure 9 . It can be seen that the isolation increases with the applied hold-down voltage slowly but decreases as the RMS roughness increases. This variation can be attributed to the fact that the real down-state capacitance 
Experimental results and discussions
Surface roughness measurement
The roughness of the dielectric layer arises from the dielectric itself and more importantly, from the lower dc pad surface damaged by the fabrication steps at elevated temperature, such as the dielectric layer deposition process. The commonly used dielectric layer is SiN and deposited by PECVD within the temperature range of 250
• C-300
• C. High temperature leads to the so-called "hillock" [16, 17] or larger grain size of the metal thin film [18] . The driving force is the compressive stress caused by a large mismatch of thermal expansion coefficients between the metal film and the material under it. It is believed that high strength material, such as Ti and refractory metals, deposited with free of pinholes can reduce this effect, but normally the refractory metal has lower resistivity and will lead to a higher insertion loss in the CPW transmission line. Figure 10 shows the surface roughness for different metal thin film after sputtering. All the surface roughness is examined with an atomic force microscopy (AFM). The substrates used are Si substrate with 2 µm PECVD SiO 2 deposited on them. The metal thickness is 0.5 µm. It can be seen that all these metal surfaces have similar roughness under the state of sputtering. However, as shown in figure 11 , their surface roughness will change differently after 0.15 µm SiN is deposited on these metal films. For Cr and Ti thin films, the roughness is almost the same, while for Al and Cu, the roughness becomes larger. The increase in the roughness of Al thin film is mainly caused by the "hillock" produced in the film [16, 17] whereas for the Cu thin film it is mainly because of the agglomeration and coalescence of grains [18] . All the parameters used in the GW model for the metal layer are calculated from the measured roughness data and listed in table 1. Figure 12 (a) presents the measurement results of the insertion loss of the switches with different types of metallic thin film under the SiN layer. These insertion losses have been de-embedded by subtracting the insertion loss of the CPW transmission line (without the MEMS switch); therefore, these losses are resulted from the up-state capacitance value. It can be seen that the larger the RMS roughness, the higher the insertion loss. This is consistent with the theoretical analysis results. The ripples in the measured insertion loss are due to the measurement noise. Table 2 lists the calculated and measured normalized up-state capacitance and the insertion loss. It can be seen that the measured up-state capacitance and isolation increase with the RMS roughness. However, the measured capacitance values and insertion loss are higher than the calculated values. This is because the calculation neglects the capacitance of the fringing field effect. Figure 12 (b) shows the measurement results of the isolation when the metal bridge is driven down. It is obvious that the isolation for the switches with Cu or Al thin film under the SiN dielectric layer is lower compared to the isolation for the switches with Ti or Cr thin film under SiN. This is because the RMS roughness is larger when Cu or Al thin film is used under the SiN dielectric layer. Table 3 provides the calculated and measured normalized down-state capacitance and isolation. By comparing the calculated and measured values, it can be observed that the measured normalized down-state capacitance and isolation are much smaller than the calculated value. This is because only the effect of the surface roughness is considered in the calculation. Actually, besides the surface roughness, other factors, such as nonplanarization of metal bridge, via hole in the metal bridge etc, have significant impact on the down-state capacitance and the isolation [19] . Figure 13 indicates the relationship between the measured isolation and the hold-down voltage when an Al metal film is used under SiN. It is shown that the higher the applied holddown voltage, the higher the isolation. This further enhances the prediction of figure 10.
Effects of surface roughness
Conclusions
This paper discusses the effects of the surface roughness on the RF properties of a capacitive switch using a statistical approach. The results show that at the up-state, the capacitance and the insertion loss increase with the roughness. On the other hand, at the down-state, the capacitance and the isolation decrease with the RMS roughness. The overall real contact area between the metal bridge and the dielectric layer surface is less than 1% of the apparent contact area. Therefore, the down-state capacitance is mainly determined by the noncontact area between the metal bridge and the surface of the dielectric layer. The larger the RMS roughness, the smaller the capacitance of the non-contact area, and as a result, the smaller the down-state capacitance and the isolation. The RMS roughness should be kept below 10 nm in order to achieve a normalized isolation of about 60%. Additionally, the study also indicates that the down-state capacitance and the isolation increase with the applied hold-down voltage. The results give reasonable order-of-magnitude estimations and provide insights into the relationship between the surface roughness and the RF performance of the capacitive switches at both the up-and down-states.
